## BLAS-like Library Instantiation Subprograms (*BLIS*)

The Basic Linear Algebra Subprograms (BLAS) are a set of low-level subroutines that perform common linear algebra operations. *BLIS* is a software framework for instantiating high-performance BLAS-like dense linear algebra libraries. BLIS[1] was chosen over GoTOBLAS, ATLAS, etc. due to its portable micro-kernel architecture and active user-base.

### BLIS features

- ► ISO C99 code with flexible BSD license.
- ► Support for BLAS API calling conventions.
- Competitive performance [2].
- Multi-core friendly.
- Multi-layer API and code identifying and isolating a key set of computational kernels.
- Modularity and extensiveness.
- ► Portability (x86, x64, TIC66x, PowerPC, etc.) that doesn't impede high performance [3].
- ► Foundation for mixed precision (experimental).

# Level-3 BLAS using BLIS on Myriad

## BLIS Level-3 micro-kernels

BLIS defines three Level-3 micro-kernels. Implementation of the fused GEMM-TRSM kernel is optional.



### Level-3 BLAS on Myriad

The BLIS ISO C99 code allowed straightforward compilation for Myriad. Following optimizations consisted of:

- micro-kernels implementation in SHAVE assembler,
- ► and memory management/allocation



### Memory focused optimizations

Double/triple buffering of arguments.

- ► Buffers shared by all SHAVEs.
- ► Data passing using pointer arithmetic.
- Overlapped DMA accesses.

### GEMM and TRSM operations

The xGEMM and xTRSM routines are the typical benchmarks of the Level-3 BLAS performance of an implementation. Basic information on the operations and the computational complexity of these two routines are presented below.



## Mapping of matrix blocks on CMX (SGEMM)



where,

- ▶ the numbers represent SHAVE cores,

![](_page_0_Figure_37.jpeg)

outine	Operation	Flops	Comments
EMM	$C := \alpha \cdot op(A) \cdot op(B) + \beta \cdot C$	2mnk	op(X) =
RSM	$\mathcal{C} := \alpha \cdot op(\mathcal{A}^{-1})\mathcal{C}$	nm²	$X, X^T, X^H, C$
	$\mathcal{C} := \alpha \cdot \mathcal{C} \cdot op(\mathcal{A}^{-1})$	mn <sup>2</sup>	is $m  imes n$

▶ the boxes above them, their local CMX memory slice, ▶ buffering of A, B and C is not shown in order to preserve clarity.

## The Myriad media-processor SoCs

Myriad architecture prioritises power-efficient operation and area efficiency. In order to guarantee sustained high performance and minimise power the proprietary SHAVE (Streaming Hybrid Architecture Vector Engine) processor was developed. Data and Instructions reside in a shared Connection MatriX (CMX) memory block shared by all Shave processors. Data is moved between peripherals, processors and memory via a bank of software-controlled DMA engines.

![](_page_0_Figure_44.jpeg)

This work has been carried out under the HiPEAC PhD industrial internship programme and Excess project (www.excess-project.eu) while being co-founded by Movidius and the European Union under the grant EU ICT-287759 and 611183.

Movidius

codecort

UNIVERSIDAD DE LAS PALMAS DE GRAN CANARIA

Power	Performance [GFLOPS]					
[W]	core	system	[GFLOPS/W]			
SGEMM						
20	23.01	184.8	9.22			
10	10.3	79.6	7.96			
0.35	0.75	4.92	14.06			
STRSM						
20	16.47	131.8	6.59			
10	8.7	59.5	5.95			
0.35	0.5	3.57	10.2			
	Power [W] 20 10 0.35 20 10 0.35	Power [W]Perf core[W]CoreSGEM2023.011010.30.350.75STRSI2016.47108.70.350.5	PowerPerformance[W]coresystemSGEMM2023.01184.81010.379.60.350.754.922016.47131.8108.759.50.350.53.57			

equations on the cell processor using cholesky factorization," Parallel and Distributed Systems, IEEE Transactions on, vol. 19, no. 9, pp. 1175–1186, Sept 2008

Mail: tomasz.szydzik@gmail.com WWW: http://movidius.com http://www.iuma.ulpgc.es